Semiconductors/MESFET Transistors

From testwiki
Jump to navigation Jump to search

Template:Semiconductors/Page

MESFET Operation

Assume an N channel MESFET with uniform doping and sharp depletion region shown in figure 1.

The depletion region Wn is given by the depletion width for a diode. Where the voltage is the voltage from the gate to the channel, where the channel voltage is given for a position x along the channel as Vgc(x).

Wn(x)=2ε0εr(ΨVgc(x))qNd
Wn(x)2=2ε0εr(ΨVgc(x))qNd
Wn(x)2qNd2ε0εr=ΨVgc(x)
Vgc(x)=ΨWn(x)2qNd2ε0εr
dVgc(x)dWn(x)=2Wn(x)qNd2ε0εr (1)

The current density in the channel is given by:

Jn=σξ
In(x)=σξWb(x)
In(x)=σdVgc(x)dxW(aWn(x))

where:

ξ=dVgc(x)dx

Therefore,

In(x)=σaW(1Wn(x)a)dVgc(x)dWn(x)dWn(x)dx
0LIn(x)dx=0LσaW(1Wn(x)a)dVgc(x)dWn(x)dWn(x)dxdx
InL=σaWWn(0)Wn(L)(1Wn(x)a)dVgc(x)dWn(x)dWn(x)

Substituting from equation 1:

In=σaWLWn(0)Wn(L)(1Wn(x)a)(2Wn(x)qNd2ε0εr)dWn(x)
In=σaW2qNd2ε0εrLWn(0)Wn(L)(Wn(x)Wn(x)2a)dWn(x)
In=2σaWqNd2ε0εrL[Wn2(x)2Wn3(x)3a]Wn(0)Wn(L)
In=2σaWqNd2ε0εrL[Wn2(L)Wn2(0)2Wn3(L)Wn3(0)3a]
In=2σaWqNda26L2ε0εr[3(Wn2(L)Wn2(0))a22(Wn3(L)Wn3(0))a3]

One defines constant Β as the channel conductance with no depletion. And the work function to deplete the channel W00 [1]:

W00=ΨVto=qNda22ε0εr
β=σa3LW00

We now define Vto, the voltage such that the channel is pinched off. d is the ratio of channel depletion to maximum depletion for the drain. s the ratio of channel depletion to maximum depletion for the source.

d=Wn(L)a=2ε0εr(ΨVgd)qNd2ε0εr(ΨVto)qNd=ΨVgdW00
s=Wn(0)a=2ε0εr(ΨVgs)qNd2ε0εr(ΨVto)qNd=ΨVgsW00

Substituting:

In=WσaW003L[3(d2s2)2(d3s3)]
In=WβW002[3(d2s2)2(d3s3)] (2)

Equation 2 is Shockley's expression [2] for drain current in the linear region. When the device enters saturation, one end is pinched off(normally the drain). Thus $d=1$ and one may derive the equation for the saturation region:

Isat=βW002(13s2+2s3)
gm=3βW00(s1)
GDS=3βW00(1d)

Simpler Model

Ids=32βW002[(Vgsvto)2W002(Vgdvto)2W002]
gm=3βW00(VgsVto)
Gds=3βW00(VgdVto)

General power law:

It was found that a general power law provided a better fit for real devices [3].

Ids=β[(VgsVto)Q(VgdVto)Q]

Where Q is dependent on the doping profile and a good fit is usually obtained for Q between 1.5 and 3. A general power law is approximately equal to Shockley's equation for Q = 2.4. Β is also empirically chosen and is proportion to the previous Β

β proportial to σaW3LW00

Modelling the various regions is done though model binning. This however infers that a sharp transition exists from one region to another, which may not be accurate.

Ids={0Vgs<Vtoβ[(VgsVto)Q(VgdVto)Q]VgsVgdβ(VgsVto)QVgs>Vgd

References

[1] A. E. Parker. Design System for Locally Fabricated Gallium Arsenide Digital Integrated Circuits. PhD thesis, Sydney University, 1990.

[2] W. Shockley. A unipolar field-effect transistor. IEEE Trans/ Electron Devices, 20(11):1365–1376, November 1952.

[3] I. Richer and R.D. Middlebrook. Power-law nature of field-effect transistor experimental characteristics. Proc. IEEE, 51(8):1145–1146, August 1963.